Micro/nanowires of GaAs with integrated ohmic contacts have been prepared from bulk wafers by metal deposition and patterning, high-temperature annealing, and anisotropic chemical etching. These wires provide a unique type of material for high-performance devices that can be built directly on a wide range of unusual device substrates, such as plastic or paper. In particular, transfer printing organized arrays of these wires at low temperatures onto plastic substrates yield high-quality bendable metal-semiconductor field-effect transistors. Electrical and mechanical characterization of devices on poly͑ethylene terephthalate͒ illustrates the level of performance that can be achieved. These results indicate promise for this approach to high-speed flexible circuits for emerging applications in consumer and military electronic systems. Field-effect transistors formed with high-quality singlecrystalline semiconductor nano-and microstructures on large-area mechanically flexible plastic substrates are of great interest for a wide range of applications in displays, sensors, medical devices, and other systems.
Field-effect transistors formed with high-quality singlecrystalline semiconductor nano-and microstructures on large-area mechanically flexible plastic substrates are of great interest for a wide range of applications in displays, sensors, medical devices, and other systems.
1-3 A number of approaches have been demonstrated to transfer high-quality semiconductor materials ͑e.g., Si nanowires, microribbons, platelets, etc.͒ onto plastic substrates for mechanically flexible metal-oxide-semiconductor field-effect transistors. [4] [5] [6] [7] [8] Here, we report a process for fabricating bendable metalsemiconductor field-effect transistors ͑MESFETs͒ on plastic substrates using GaAs microwires ͑a class of material that we refer to as microstructured GaAs, or s-GaAs͒ that have integrated ohmic source/drain contacts. The approach uses high-quality bulk GaAs wafers as the starting material, "topdown" fabrication procedures to form the micro/nanowires and transfer printing techniques that use elastomeric stamps to integrate well ordered arrays of these wires with plastic substrates. Electrical and mechanical measurements of MESFETs formed in this way demonstrate the good performance and excellent bendability that can be achieved. Figure 1 depicts the major steps involved in the process for fabricating s-GaAs MESFETs on a poly͑ethylene terephthalate͒ ͑PET͒ substrate. A ͑100͒ semi-insulating GaAs wafer with an epitaxial Si-doped n-type GaAs layer ͑carrier concentration of 4.0ϫ 10 17 /cm 3 , IQE Inc., Bethlehem, PA͒ provided the source material for generating the microwires. Photolithography and metallization via electron-beam ͑and/or thermal͒ evaporation generated arrays of narrow metal stripes ͑with width of 2 m and spacing of 13 m͒ composed of conventional multilayer stacks, i.e., AuGe͑120 nm͒ /Ni͑20 nm͒ /Au͑120 nm͒ for ohmic contacts. Annealing the wafer at elevated temperature ͑i.e., 450°C for 1 min͒ in a quartz tube with flowing N 2 formed ohmic contacts to the n-GaAs. Defining the metal stripes along the ͑011͒ crystalline orientation of GaAs enabled microwires ͑with integrated ohmic contacts͒ to be generated using a topdown approach described in our previous work. 9, 10 In this process, a pattern of photoresist lines was defined on top of the metal stripes; the openings ͑3 m widths͒ between these lines lie between adjacent metal stripes ͑step i͒. These openings allowed etchant ͑H 3 PO 4 ͑85 wt % ͒ :H 2 O 2 ͑30 wt % ͒ : H 2 O=1:13:12 in volume͒ to diffuse to the GaAs surface to etch GaAs anisotropically. The photoresist protected the interface between ohmic stripes and GaAs from exposure. The anisotropic etching generated reverse mesas and undercuts a͒ Author to whom correspondence should be addressed; electronic mail: jrogers@uiuc.edu FIG. 1. ͑Color͒ Schematic illustration of the major steps for fabricating, on flexible plastic substrates, MESFETs that use arrays of single-crystalline GaAs wires with expitaxial n-type channel layers, and integrated ohmic contacts of AuGe/ Ni/ Au. Anisotropic chemical etching produces wires from a standard ͑100͒ GaAs wafer. A printing technique that uses an elastomeric stamp transfers these wires from the wafer to the plastic device substrate in a manner that preserves spatial organization ͑i.e., ordered arrays͒. PR denotes photoresist.
along the surface of GaAs, resulting in the formation of GaAs wires with triangular cross section and narrow width released from mother wafer. The undercut can yield GaAs wires with widths down to micrometer and/or nanometer length scales by controlling the geometry of the resist and the etching time. 9 Each wire has two ohmic stripes separated by a gap that defines the channel length of the resultant MESFET. Contacting a flat elastomeric stamp of poly͑dim-ethylsiloxane͒ ͑PDMS͒ to the photoresist-coated GaAs wires formed a van der Waals bond between the hydrophobic surfaces of the PDMS and the photoresist ͑step ii͒. This interaction led to the removal of all of the GaAs wires from the wafer to the surface of the PDMS when the stamp was peeled back from the mother wafer ͑step iii͒. This process preserved the lithographically defined spatial organization ͑i.e., aligned arrays͒ of the wires. The PDMS stamp with GaAs wires was then laminated against a PET sheet covered with a thin layer of liquid polyurethane ͑PU͒ ͑NEA 121, Norland Products Inc., Cranbury, NJ͒, a kind of photocurable polymer. Curing the PU, peeling off the PDMS stamp, and removing the photoresist by O 2 reactive ion etching ͑RIE͒ ͑Uniaxis 790, Plasma-Therm Reaction Ion Etching System͒ left the ordered GaAs wires with exposed ohmic stripes embedded on the surface of the PU/PET substrate ͑step iv͒. Further lithographic processing on the PU/PET substrate defined electrodes ͑250 nm Au͒ that connect the ohmic stripes to form the source and drain, and for gate electrodes ͓Ti͑150 nm͒ /Au͑150 nm͔͒ ͑step v͒. The resultant arrays of MESFETs are mechanically flexible due to the bendability of PU/PET sheet ͑thickness of ϳ200 m͒ and the GaAs wires ͑widths and thicknesses less than 5 m͒.
Figure 2͑a͒ presents a schematic cross section of a sGaAs MESFET on plastic. The strong interaction between the cured PU and the side walls of the GaAs wires bonds the wires to the PU/PET substrate. In this geometry and with the processing approach described previously, the active nGaAs layer ͑i.e., the transistor channel͒ never contacts any polymeric materials other than photoresist. The Ti/ Au gate electrode forms a Schottky contact with the n-GaAs surface; the barrier allows one to apply a relatively negative voltage ͑i.e., Ͻ0.5 V͒ to modulate the flow of current between the source and drain electrodes, as in a conventional MESFET. Figure 2͑b͒ shows a representative image of two GaAs wirebased MESFETs on plastic, fabricated according to the procedures of Fig. 1 . The wires have a well-aligned orientation and uniform widths of ϳ1.8 m. Au pads with widths of 150 m and lengths of 250 m connect the ohmic stripes on ten GaAs wires to form source and drain electrodes for each individual MESFET. A Ti/ Au stripe with width of 15 m deposited in the 50 m gap ͑transistor channel͒ between the source and drain electrodes provides the gate electrode. These stripes connect to a larger metal pad for probing. The contrast difference between the metal on the wires and that on the plastic is likely due to surface roughness on the PU generated during RIE of the photoresist. Figure 2͑c͒ shows the image of a 2 cmϫ 2 cm PET sheet with a number of transistors, clearly showing its flexibility. Multiple printing steps and/or wire fabrication runs can generate large numbers of wires patterned over large areas on plastic substrates. Various parameters, such as the widths of the GaAs wires, the widths of the source/drain electrodes, the channel, and gate lengths, can be adjusted easily to yield MESFETs with desired output characteristics.
We characterized the dc performance of the transistors. the one shown in Fig. 2͑b͒ . Figure 3͑a͒ shows the currentvoltage ͑I-V͒ ͑between drain and source electrodes͒ curves at different gate voltages. The I DS -V DS characteristics are comparable to conventional wafer-based MESFETs built with n-type GaAs layer and standard techniques, i.e., I DS saturates in the regions of high V DS and I DS decreases with decrease of gate voltage. 11 In the linear region, the channel resistance at V GS =0 V is R channel = 6.4 k⍀. The transfer characteristics ͑i.e., I DS versus V GS ͒ were measured at different V DS , and are shown in Fig. 3͑b͒ . All of the curves have minima at the same gate voltage, i.e., −2.65 V. The drop of I DS at high positive gate voltages is due to the significant leakage current from gate to source that develops through the Schottky contact in this regime. Figure 3͑c͒ shows the transfer curve at V DS = 4 V, plotted as ͑I DS ͒ 1/2 versus V GS , clearly showing a linear relationship as expected for a MESFET. 11 The pinchoff voltage and transconductance at I DS = 0.19 mA and V DS = 4 V are V p = 2.65 V and g m0 = 168 S, respectively. These characteristics indicate that the transistors fabricated on PET substrates resemble the behavior of typical GaAs MESFETs fabricated on wafers by traditional approach.
Mechanical flexibility represents a critical parameter of devices on plastic substrates for the target applications that are being considered. We tested the transistors by bending the supporting PET sheet using a setup described elsewhere. 5 Figures 4͑a͒ and 4͑b͒ compare the performance of a transistor before and after the substrate was bent to a radius of 8.4 mm, i.e., corresponding surface stain of 1.2% ͑tensile in this case͒ for the 200 m thick substrate. The results indicate that the transistor can withstand these high strains without failure. In fact, the saturated current at V GS = 0 V, increases by ϳ20% in this case. After releasing the strain, i.e., such that the substrate becomes flat again, the transistor recovers the performance of its original state ͓Fig. 4͑c͒ versus 4͑a͔͒. Figure 4͑d͒ shows the variation of I DS at V DS = 4 V and V GS = 0 V in three cycles in terms of bending ͑with different surface strains͒/unbending, indicating that these MESFETs can survive multiple bending cycles that cause the tensile strain at the device to vary between 0% and 1.2%, without a significant change in their performance ͑Ͻ20% ͒. If the tensile strain is higher than 1.25%, I DS decreases with a big jump ͑Ͼ80% ͒, indicating the failure of devices. The systematic changes observed with strain could be related to the fact that mechanical strain causes displacement of crystalline lattice of GaAs wires and their distribution of energy levels. 12 In the absence of additional data, however, it is difficult to assign a specific cause to the reversible variations that we observe.
In summary, this letter reports an approach that involves: ͑i͒ the generation of ohmic contacts by high-temperature annealing on GaAs wafers, ͑ii͒ the production of GaAs microwires with these integrated ohmic contacts by anisotropic chemical etching, ͑iii͒ the dry transfer printing of these wires onto plastic substrates with an elastomeric stamp, and ͑iv͒ the fabrication of high-quality MESFETs by low-temperature processing of these wires on plastics, to yield the flexible GaAs MESFETs on plastic substrates. The intrinsic properties of GaAs ͑e.g., high mobilities͒, the ability to make the MESFETs with short gate lengths and the straightforward paths for integrating these devices into complex circuits ͑po-tentially with other transistors built using similar approaches but with other semiconductors͒ suggest a strong possibility for achieving high-frequency response for advanced communication, space, and other systems. 13 These advantages as well as the remarkably good mechanical flexibility of these devices make GaAs wire MESFETs interesting for flexible macroelectronic systems. 
